Abstract. A fully integrated cross-coupled digital controlled LC tank voltage-controlled oscillator (LC-VCO) is proposed to achieve a low phase noise, the LC_VCO receives the external n-bits control words FTRIM<0:n-1> to control the capacitors switches and change LC-tank shunt capacitors, thus changes the tuning range of LC_VCO. Meanwhile the LC_VCO receives the external k-bits control words KVCO<0:k-1> to control the varactors switches and led to the change of voltage control sensitivity. The digital controlled oscillator based on the proposed topology is simulated and verified by the standard SMIC 0.13um CMOS technology. The simulation gave a phase noise of -125.3dBc/Hz at 1 MHz, the entire circuit consumes the current is only 2.98mA under a 1.2 V supply.
Introduction
With the development of wireless communication technology, the frequency synthesizer is one of the key modules in RF system. The traditional frequency synthesizers are basically using the charge pump phase-locked loop, but Texas Instruments first proposed a digital RF transceiver based on all digital phase-locked loop (PLL) composed of all digital controlled LC oscillator. Compared with the traditional analog PLL, the digital PLL has many advantages, it can be effectively avoided with the limit of low supply voltage, circuit switching noise, and component mismatch. In addition, it is more suitable for the advanced CMOS technology, the chip area can be made smaller. Digital controlled LC oscillator, as the key unit of the digital phase-locked loop, has received more and more attention [1] [2] . In this paper, a digital controlled oscillator with low phase noise based on capacitors and inductors is designed, which can be applied to high speed wireless network.
Circuit Structure of Digital Controlled LC-VCO
The circuit structure of the digital controlled LC_VCO is shown in Fig.1 , which is based on the negative transconductance LC oscillator which consists of a LC-tank circuit and a negative-conductance cross-coupled differential pair. The differential transistor pairs generate the negative resistances to compensate the losses of the LC-tank [3] . LC-tank circuit consists of the on-chip differential inductor, the on chip MIM capacitors, MIM capacitors array unit (VCO_cdac) and the MOS varactors array unit (VCO_varacal). VCO_cdac receives the external n-bits control words FTRIM<0:n-1> to control the capacitors switches and change LC-tank shunt capacitors, thus changes the tuning range, that is bandwidth of LC_VCO. VCO_varacal receives the external k-bits control words KVCO<0:k-1> to control the varactors switches. The outside control voltage V CTRL connects to the one end of the MOS varactors, with the change of the control voltage V CTRL , the value of the MOS varactors is changed and led to the change of oscillator frequency. The n and k are natural number, and n≥1, k≥1 [4] . 
Analysis of the Working Principle
The circuit structure of capacitor array unit composed of MIM capacitors (VCO_cdac) is shown in Fig.2 , through the external n-bits control setting input (FTRIM<0:n-1>) to choose the conduction of MIM capacitors. The first bit (FTRIM<0>) of input words FTRIM<0: n-1> generates two strobe signals selb<0> and sel<0> to gate the first parallel capacitor branches A and B in the resonant circuit by the interior inverters. The second bit (FTRIM<1>) of input words FTRIM<0:n-1> generates two strobe signals selb<1> and sel<1> to gate the second parallel capacitor branches A and B in the resonant circuit by the interior inverters. So the nth bit (FTRIM<n-1>) works the same as that gates the nth parallel capacitor branch between A and B in resonant circuit. When the FTRIM<0> high, selb<0> is low and sel<0> is high. The switches NM 00 and NM 01 of the first parallel capacitor branch are off, NM 02 is disconnected, so the capacitor C connected with the A and B are suspended, show an high impedance state, then the first capacitor branch does not work. On the contrary, when the input signal level of FTRIM<0> is low, selb<0> is high and sel<0> is low, the switch NM 00 and NM 01 are conduction, make the source drain DC level of NM 02 to land and ensure the NM 02 is turned on, then capacitor C which is respectively connected to the resonant circuit, then the first parallel capacitor branch is work, and the series capacitor equals to C/2. The size of NM 00 , NM 01 and NM 02 are changed with the MIM Capacitance, the size of NM00 and NM01 compared to NM 02 is small, ensure that Q value is almost equal when each branch MIM switch capacitor is conducting. Furthermore the two switch branches in parallel form are closed which ensure the capacitors can be switched on, and the two switch parasitic resistance can be parallel, it can reduce the influence of parasitic effects on resonant circuit. Specially, the circuit structure of the nth parallel capacitor branch have a cascade of frame, there are n-way parallel capacitors connected with the A and B. The equivalent parallel capacitance of every way is C/2 when the switches are conducted, the total capacitance of the nth parallel branch is 2 n-1 * C/2 when all the nth parallel branch switches are conducted. Because the MIM capacitor is used in binary capacitor array, the capacitor of VCO_cdac is varied (0~2 n -1) *C/2, step is C/2. VCO_cdac's capacitor is controlled by the digital control word, when the digital control signal is changed, the tuning range of voltage control oscillator is changed because of the change of capacitance range. The advantage of this structure is that the smallest structural unit of the first capacitor parallel branch is easy to design and the layout of the smallest circuit unit is easy to draw and copy, and the layout is symmetrical to reduce the oscillator noise and improve the performance of the circuit, at the same time, it can greatly save time for circuit layout design [5] [6] . 
Analysis and Results
The digital controlled LC-VCO is simulated and verified by the standard SMIC 0.13um CMOS technology. In the design the n is equal to four and k is equal to three. The voltage frequency control characteristic curve of the proposed digital controlled LC_VCO is simulated as a function of the control codes FTRIM<0:3> changing from 0000 to 1111 while the control sensitivity codes KVCO<0:2> are 111,100 and 001 respectively. The characteristic curve is shown in Fig.4 . In the Fig.4(a) , the tuning range of frequency is from 4.355GHz to 5.399GHz with the KVCO<0:2> is 111 and the tuning voltage VCTRL is 0.6V, the average voltage control sensitivity is 670MHz/V. In the Fig.4(b) , the tuning range of frequency is from 4.55GHz to 5.575GHz with the KVCO<0:2> is 100, and the average voltage control sensitivity is 417MHz/V. In the Fig.4(c) , the tuning range of frequency is from 4.785GHz to 5.775GHz with the KVCO<0:2> is 001 and the voltage control sensitivity is 110MHz/V. Fig.5 shows the simulation result of VCO phase noise when the supply voltage is 1.2V and tuning voltage V CTRL is 0.6V with the FTRIM<0:3> is 1111 and the KVCO<0:2> is 001, the results is -125.3dBc/Hz@1MHz, the entire circuit current is only 2.98mA. 
Summary
In this paper, a digital controlled low-phase-noise LC-VCO is proposed, the LC_VCO receives the external n-bits control words FTRIM<0:n-1> to control the capacitors switches and change LC-tank shunt capacitors, thus changes the tuning range of LC_VCO. Meanwhile the LC_VCO receives the external k-bits control words KVCO<0:k-1> to control the varactors switches and led to the change of voltage control sensitivity. The oscillator is simulated and verified by SMIC 0.13um CMOS technology. The simulation gave a phase noise of -125.3dBc/Hz at 1 MHz when the supply voltage is 1.2V and tuning voltage VCTRL is 0.6V with the FTRIM<0:3> is 1111 and the KVCO<0:2> is 001, the results is -125.3dBc/Hz@1MHz, the entire circuit consumes the current is only 2.98mA.
